Optical networks continue to evolve with greater performance and flexibility based on a foundation of CMOS chip designs as the latest designs are heading to market in 2019. The next-generation of coherent chip designs will segment into two different paths, one targeting high performance and flexibility, and the other targeting low power and area. New semiconductor design techniques, both to advance performance in spectral efficiency and circuit optimization for power efficiency, pave the way for these upcoming new generations of coherent DSP chips. The path forward for future generations of coherent chip designs with respect to CMOS process technology must be carefully considered.
High-performance Coherent in CMOS: Foundational Technology for WDM Optical Networking
Related
View more insightsVideos
Industry's 1st 3.2Tb/s IM-DD transmission
This video showcases how McGill University, Ciena, HyperLight and Keysight achieved the industry's first 3.2Tb/s, 448Gb/s Per-Lane IM-DD 2km transmission.
Read moreBlog
What’s next for pluggable coherent optics
As Ciena’s WaveLogic 6 Nano nears commercial availability, it is an ideal time to provide our outlook on the growing market for pluggable coherent optics, the widening range of applications they serve, and what it takes to maximize the value of
Read moreInfographics and posters
AI workloads are reshaping data center landscape
Global survey of data center experts explores networking needs for AI era
Read more